Skip to content

Add ability to constrain flop harness to specific side of PBlock#1318

Merged
clavin-xlnx merged 18 commits intoXilinx:array_builderfrom
abutt-amd:performance-explorer-side-map
Dec 3, 2025
Merged

Add ability to constrain flop harness to specific side of PBlock#1318
clavin-xlnx merged 18 commits intoXilinx:array_builderfrom
abutt-amd:performance-explorer-side-map

Conversation

@abutt-amd
Copy link
Collaborator

To ensure routability of ArrayBuilder designs, it is important that there is a routing path from a precompiled module in the direction of the input of the next precompiled module. A side map is provided to PerformanceExplorer which specifies which side of the pblock a given top-level I/O should have its flop placed on. Also unroutes top-level I/O nets that exit the pblock to prevent node overlaps between blocks placed near each other in the array.

…k to improve routability. Also unroute top-level I/O nets that exit the pblock.

Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
…the same slice as a ground source

Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
@abutt-amd abutt-amd requested a review from clavin-xlnx December 1, 2025 17:37
@abutt-amd abutt-amd requested a review from clavin-xlnx December 2, 2025 17:34
@abutt-amd
Copy link
Collaborator Author

I added a somewhat unrelated change too where I removed some unnecessary prints that happen when parsing the XDC. They are just annoying when running tests that parse the XDC and don't really add anything.

Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
Signed-off-by: Andrew Butt <Andrew.Butt@amd.com>
@abutt-amd abutt-amd requested a review from clavin-xlnx December 2, 2025 23:25
@clavin-xlnx clavin-xlnx merged commit 5193110 into Xilinx:array_builder Dec 3, 2025
12 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants